This portal has been archived. Explore the next generation of this technology.

Stretching the capacity of Hardware Transactional Memory in IBM POWER architectures

lib:b1bc0ceaf7f9b087 (v1.1.1)

Share
Authors: Ricardo Filipe, Shady Issa, Paolo Romano, João Barreto
Where published: PPoPP'19
Document:  DOI 
Artifact available: ✔
Artifact evaluated - functional: ✔
Results replicated: ✔
Artifact DOI: Link
Unified artifact appendix and reproducibility checklist: Link

Relevant initiatives  

Related knowledge about this paper Reproduced results (crowd-benchmarking and competitions) Artifact and reproducibility checklists Common formats for research projects and shared artifacts Reproducibility initiatives

Comments  

Please log in to add your comments!
If you notice any inapropriate content that should not be here, please report us as soon as possible and we will try to remove it within 48 hours!